VHDL Based Digital Circuits Design


Digital Systems Course 2nd Year Students

Tanta University
Faculty of Engineering
Computer & Control Engineering Department

2014-2015

We introduce here some examples of VHDL based digital circuits design for Lab work.

4-Bit Adder/Subtractor



--XOR gate VHDL code

Library ieee;

Use ieee.std_logic_1164.all;

Entity xor_gate is

Port(A, B: in std_logic;

F: out std_logic);

End xor_gate;

Architecture xor_behav of xor_gate is

Begin

 $F \leq A \text{ xor } B$;

End xor_behav;

--Full adder VHDL code

Library ieee;

Use ieee.std_logic_1164.all;

Entity FA is

Port(X, Y,Cin: in std_logic;

Sum,Cout: out std_logic);

End FA;

Architecture FA_behav of FA is


Begin

Sum <= (**X xor Y**) **xor Cin**;

```
Cout <= (X and Y) or( (X xor Y) and Cin);
End FA_behav;
-- Top level 4-bit AdderSubtractor
Library ieee;
Use ieee.std logic 1164.all;
Entity Addsub is
Port( M: in std_logic;
        A, B: in std_logic_vector(3 downto 0);
        Sum: out std_logic_vector(3 downto 0);
        Carry, V: out std_logic);
End Addsub;
Architecture Addsub_Sruct of Addsub is
Component xor_gate is
Port( A, B: in std_logic;
        F: out std logic);
End component;
Component FA is
Port( X, Y,Cin: in std_logic;
        Sum,Cout: out std_logic);
End component;
Signal C :std_logic_vector(4 downto 1);
Signal temp: std_logic_vector(3 downto 0);
Begin
XG1: xor_gate port map (M, B(0), temp(0));
XG2: xor_gate port map (M, B(1),temp(1));
XG3:xor_gate port map (M, B(2),temp(2));
XG4: xor_gate port map (M, B(3),temp(3));
FA0: FA port map (A(0), temp(0), M, Sum(0), C(1));
FA1: FA port map (A(1), temp(1), C(1), Sum(1), C(2));
FA2: FA port map (A(2), temp(2), C(2), Sum(2), C(3));
FA3: FA port map (A(3), temp(3), C(3), Sum(3), C(4));
V \le C(3) \text{ xor } C(4);
Carry <= C4;
End Addsub Struct;
```

4-to 1 Mux using If statement

```
--Neglect enable input
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
ENTITY mux4 1 IS
   PORT (s0
                           : IN STD LOGIC;
         s1
                           : IN STD_LOGIC;
         in0
                           : IN STD LOGIC;
         in1
                          : IN STD LOGIC;
                          : IN STD LOGIC;
         in3
                          : IN STD LOGIC;
                          : OUT STD LOGIC
         output
        );
END mux4 1;
ARCHITECTURE if example OF mux4 1 IS
BEGIN
mux: PROCESS (s0, s1, in0, in1, in2, in3)
  IF
       (s0='0' \text{ AND } s1='0') \text{ THEN}
   output <= in0;
  ELSIF (s0='1' AND s1='0') THEN
    output <= in1;</pre>
  ELSIF (s0='0' AND s1='1') THEN
    output <= in2;
  ELSIF (s0='1' AND s1='1') THEN
    output <= in3;</pre>
                 -- (s0 or s1 are not 0 or 1)
    output <= 'X';</pre>
  END IF;
END PROCESS mux;
END if example;
```



4-to1 Mux using case statement

```
output
                 : OUT STD LOGIC
       );
END mux4 1;
ARCHITECTURE case example OF mux4 1 IS
BEGIN
mux:PROCESS(s0, s1, in0, in1, in2, in3)
 VARIABLE sel : STD LOGIC VECTOR(1 DOWNTO 0);
BEGIN
  sel := s1 \& s0; -- concatenate s1 and s0
 CASE sel IS
   WHEN "00" => output <= in0;
   WHEN "01" => output <= in1;
   WHEN "10" => output <= in2;
   WHEN "11" => output <= in3;
   WHEN OTHERS => output <= 'X';
 END CASE;
END PROCESS mux;
END case example;
```

2-to 1 Mux using (with –select) statement

```
library ieee;
    use ieee.std logic 1164.all;
entity mux using with is
    port (
        din 0
              :in std_logic; -- Mux first input
        din_1 :in std_logic; -- Mux Second input
              :in std_logic; -- Select input
        mux out :out std logic -- Mux output
    );
end entity;
architecture behavior of mux using with is
begin
    with (sel) select
    mux out <= din 0 when '0',
               din 1 when others;
end architecture;
```

4 to 2 Encoder

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
entity encod is
Port (a: in STD_LOGIC_VECTOR (3 downto 0);
b : out STD_LOGIC_VECTOR (1 downto 0));
end encod:
architecture Behavioral of encod is
begin
process(a)
begin
if(a(0)='1') then b<="00";
elsif(a(1)='1') then b<="01";
elsif(a(2)='1') then b <= "10";
elsif(a(3)='1') then b <= "11";
end if:
end process;
end Behavioral;
```

16-to 4 Encoder - Using if-else Statement

```
-- Design Name : encoder_using_if
-- File Name : encoder_using_if.vhd
library ieee;
   use ieee.std_logic_1164.all;
entity encoder using if is
   port (
                :in std logic;
                                              -- Enable for the encoder
       enable
       encoder in :in std logic vector (15 downto 0); -- 16-bit Input
       binary out :out std logic vector (3 downto 0) -- 4 bit binary
Output
   );
end entity;
architecture behavior of encoder using if is
begin
   process (enable, encoder in) begin
       binary_out <= "0000";
        if (enable = '1') then
           if (encoder_in = X"0002") then binary_out <= "0001"; end if;</pre>
           if (encoder in = X"0004") then binary out <= "0010"; end if;
           if (encoder in = X"0008") then binary out <= "0011"; end if;
            if (encoder in = X"0010") then binary out <= "0100"; end if;
```

```
if (encoder_in = X"0020") then binary_out <= "0101"; end if;
if (encoder_in = X"0040") then binary_out <= "0110"; end if;
if (encoder_in = X"0080") then binary_out <= "0111"; end if;
if (encoder_in = X"0100") then binary_out <= "1000"; end if;
if (encoder_in = X"0200") then binary_out <= "1001"; end if;
if (encoder_in = X"0400") then binary_out <= "1010"; end if;
if (encoder_in = X"0800") then binary_out <= "1011"; end if;
if (encoder_in = X"1000") then binary_out <= "1100"; end if;
if (encoder_in = X"2000") then binary_out <= "1101"; end if;
if (encoder_in = X"4000") then binary_out <= "1110"; end if;
end if;
end process;
end architecture;</pre>
```

16 to 4 Encoder - Using case Statement

```
-- Design Name : encoder using case
-- File Name : encoder using case.vhd
            : Encoder using Case
-- Function
library ieee;
    use ieee.std logic 1164.all;
entity encoder using case is
    port (
        enable
                  :in std logic;
                                                -- Enable for the encoder
        encoder_in :in std_logic_vector (15 downto 0); -- 16-bit Input
        binary_out :out std_logic_vector (3 downto 0) -- 4 bit binary
Output
    );
end entity;
architecture behavior of encoder using case is
begin
    process (enable, encoder in) begin
        if (enable = '1') then
            case (encoder in) is
                when X"0002" \Rightarrow binary out <= "0001";
                when X"0004" => binary_out <= "0010";
                when X"0008" => binary_out <= "0011";
                when X"0010" => binary_out <= "0100";
                when X"0020" => binary out <= "0101";
                when X"0040" => binary out <= "0110";
                when X"0080" => binary out <= "0111";
                when X"0100" => binary out <= "1000";
                when X"0200" => binary out <= "1001";
                when X"0400" => binary out <= "1010";
                when X"0800" => binary out <= "1011";
                when X"1000" => binary out <= "1100";
                when X"2000" => binary out <= "1101";
                when X"4000" => binary out <= "1110";
```

```
when X"8000" => binary_out <= "1111";
    when others => binary_out <= "0000";
    end case;
    end if;
    end process;
end architecture;</pre>
```

4 to 2 Priority-Encoder - Using if-else Statement

```
--encoder in(3) has the highest proirity
library ieee;
    use ieee.std logic 1164.all;
entity pri encoder using if is
   port (
                   :in std logic;
                                                 -- Enable for the encoder
        enable
        encoder in :in std logic vector (3 downto 0); -- 4-bit Input
        binary out :out std logic vector (1 downto 0) -- 2 bit binary
Output
    );
end entity;
architecture behavior of pri encoder using if is
    process (enable, encoder_in) begin
        binary_out <= "ZZ";</pre>
        if (enable = '1') then
            if (encoder in = 0001") then
                binary out <= "00";</pre>
            elsif (encoder in = "001X") then
                binary_out <= "01";
            elsif (encoder_in = "01XX") then
                binary_out <= "10";</pre>
            elsif (encoder in = "1XXX") then
                binary out <= "11";
                binary out <= "ZZZZ";</pre>
            end if;
        end if;
    end process;
end architecture;
```

16-to 4 Priority-Encoder - Using if-else Statement

```
-- Design Name : pri_encoder using if
--encoder in(0) has the highest proirity
library ieee;
    use ieee.std logic 1164.all;
entity pri encoder using if is
    port (
                                                  -- Enable for the encoder
        enable
                   :in std logic;
        encoder_in :in std_logic_vector (15 downto 0); -- 16-bit Input
        binary_out :out std_logic_vector (3 downto 0) -- 4 bit binary
Output
    );
end entity;
architecture behavior of pri encoder using if is
    process (enable, encoder in) begin
        binary_out <= "0000";
        if (enable = '1') then
            if (encoder in = "XXXXXXXXXXXXXXI") then
               binary out <= "0000";</pre>
            if (encoder in = "XXXXXXXXXXXXXXXX10") then
                binary out <= "0001";</pre>
            elsif (encoder in = "XXXXXXXXXXXXXX100") then
                binary_out <= "0010";</pre>
            elsif (encoder_in = "XXXXXXXXXXXX1000") then
                binary_out <= "0011";
            elsif (encoder in = "XXXXXXXXXXX10000") then
                binary_out <= "0100";</pre>
            elsif (encoder_in = "XXXXXXXXXX100000") then
                binary_out <= "0101";</pre>
            elsif (encoder_in = "XXXXXXXXX1000000") then
                binary_out <= "0110";</pre>
            elsif (encoder in = "XXXXXXXX10000000") then
                binary_out <= "0111";</pre>
            elsif (encoder in = "XXXXXXX100000000") then
                binary out <= "1000";
            elsif (encoder_in = "XXXXXX100000000") then
                binary_out <= "1001";</pre>
            elsif (encoder in = "XXXXX10000000000") then
                binary out <= "1010";
            elsif (encoder in = "XXXX10000000000") then
                 binary_out <= "1011";</pre>
            elsif (encoder_in = "XXX100000000000") then
                binary_out <= "1100";</pre>
            elsif (encoder_in = "XX100000000000") then
                binary_out <= "1101";</pre>
            elsif (encoder in = "X1000000000000000") then
                binary out <= "1110";</pre>
            elsif (encoder in = "1000000000000000") then
                 binary out <= "1111";</pre>
```

16to 4 Priority Encoder - Using when Statement

```
-- Design Name : pri encoder using when
-- encoder in(0) has the highest proirity
library ieee;
   use ieee.std logic 1164.all;
entity pri encoder using when is
   port (
        enable
                 :in std logic;
                                                 -- Enable for the encoder
        encoder_in :in std_logic_vector (15 downto 0); -- 16-bit Input
       binary out :out std logic vector (3 downto 0) -- 4 bit binary
Output
   );
end entity;
architecture behavior of pri encoder using when is
begin
   binary out <= "0000" when (enable = '0') else
                  "0000" when (encoder in = "XXXXXXXXXXXXXXXI") else
                  "0001" when (encoder in = "XXXXXXXXXXXXXXI0") else
                  "0010" when (encoder_in = "XXXXXXXXXXXXXXX100") else
                  "0011" when (encoder_in = "XXXXXXXXXXXXX1000") else
                  "0100" when (encoder_in = "XXXXXXXXXXXX10000") else
                  "0101" when (encoder in = "XXXXXXXXXXX100000") else
                  "0110" when (encoder in = "XXXXXXXXXX1000000") else
                  "0111" when (encoder in = "XXXXXXXX10000000") else
                  "1000" when (encoder_in = "XXXXXXX100000000") else
                  "1001" when (encoder_in = "XXXXXX100000000") else
                  "1010" when (encoder_in = "XXXXX1000000000") else
                  "1011" when (encoder in = "XXXX10000000000") else
                  "1100" when (encoder in = "XXX10000000000") else
                  "1101" when (encoder in = "XX1000000000000") else
                  "1110" when (encoder in = "X10000000000000") else
                  "1111";
end architecture;
```

2 to 4 Decoder

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
```

```
entity decode 2to4_top is
    Port ( A : in STD_LOGIC_VECTOR (1 downto 0); -- 2-bit input
            X : out STD_LOGIC_VECTOR (3 downto 0); -- 4-bit output
            EN : in STD LOGIC);
                                                         -- enable input
end decode 2to4 top;
architecture Behavioral of decode 2to4 top is
process (A, EN)
begin
    X <= "0000";
                         -- default output value
    if (EN = '1') then -- active high enable pin
        case A is
             when "00" \Rightarrow X(0) <= '1';
             when "01" \Rightarrow X(1) <= '1';
             when "10" \Rightarrow X(2) \Leftarrow '1';
             when "11" \Rightarrow X(3) <= '1';
             when others \Rightarrow X <= "0000";
         end case;
    end if;
end process;
end Behavioral;
```

4 to 16 Decoder - Using case Statement

```
library ieee;
    use ieee.std logic 1164.all;
entity decoder using case is
    port (
                   :in std logic;
                                                 -- Enable for the decoder
        binary in :in std logic vector (3 downto 0); -- 4-bit Input
        decoder out :out std logic vector (15 downto 0) -- 16-bit Output
    );
end entity;
architecture behavior of decoder using case is
begin
    process (enable, binary in) begin
        decoder out <= X"0000";</pre>
        if (enable = '1') then
            case (binary in) is
                when X"0" \Rightarrow decoder out <= X"0001";
                when X"1" => decoder out <= X"0002";
                when X"2" => decoder_out <= X"0004";
                when X"3" => decoder_out <= X"0008";
                when X"4" => decoder_out <= X"0010";
                when X"5" \Rightarrow decoder_out <= X"0020";
                when X"6" => decoder out <= X"0040";
                when X"7" \Rightarrow decoder out <= X"0080";
                when X"8" \Rightarrow decoder out <= X"0100";
                when X"9" => decoder out <= X"0200";
                when X"A" => decoder out <= X"0400";
```

```
when X"B" => decoder_out <= X"0800";
when X"C" => decoder_out <= X"1000";
when X"D" => decoder_out <= X"2000";
when X"E" => decoder_out <= X"4000";
when X"F" => decoder_out <= X"8000";
when others => decoder_out <= X"0000";
end case;
end if;
end process;
end architecture;</pre>
```

4 to 16 Decoder using (with-select) statement

```
_____
-- Design Name : decoder using with
-- File Name : decoder_using_with.vhd
-- Function : decoder using with-select
library ieee;
    use ieee.std_logic_1164.all;
entity decoder_using_select is
   port (
                  :in std_logic;
                                                -- Enable for the decoder
        enable
        binary in :in std logic vector (3 downto 0); -- 4-bit input
        decoder out :out std logic vector (15 downto 0) -- 16-bit output
    );
end entity;
architecture behavior of decoder using select is
begin
    with (binary in) select
    decoder out <= X"0001" when X"0",
                   X"0002" when X"1",
                   X"0004" when X"2",
                   X"0008" when X"3",
                   X"0010" when X"4",
                   X"0020" when X"5",
                   X"0040" when X"6",
                   X"0080" when X"7",
                   X"0100" when X"8",
                   X"0200" when X"9",
                   X"0400" when X"A"
                   X"0800" when X"B"
                   X"1000" when X"C",
                   X"2000" when X"D",
                   X"4000" when X"E",
                   X"8000" when X"F",
                  X"0000" when others;
end architecture;
```

A Flip-flop is the basic element which is used to store information of one bit. Flip-flops have their content change either at the rising or falling edge of the enable signal(usually the controlling clock signal).


There are basically four main types of flip-flops:

- 1. SR Flip-flop
- 2. D Flip-flop
- 3. JK Flip-flop
- 4. T Flip-flop.

1. SR FLIP-FLOP VHDL Code:

A SR flip flop used in digital electronics will provide the results in a similar manner to the JK flip flop and this is the reason why the vhdl codes for these two flipflops are similar in nature.

Given below is a behavioral approach of writing the code for a SR Flip-flop.



library ieee;

use ieee. std_logic_1164.all;

use ieee. std_logic_arith.all;


use ieee. std_logic_unsigned.all;

```
entity SR-FF is
PORT( S,R,CLOCK,CLR,PRESET: in std_logic;
                         Q, QBAR: out std_logic);
end SR-FF;
Architecture behavioral of SR-FF is
begin
P1: PROCESS(CLOCK, CLR, PRESET)
variable x: std_logic;
begin
if(CLR='0') then
x = 0';
elsif(PRESET='0')then
x := '1';
elsif(CLOCK='1' and CLOCK'EVENT) then
if(S='0') and R='0')then
x := x;
elsif(S='1' \ and \ R='1') then
x:='Z';
elsif(S='0' \ and \ R='1') then
x = 0':
else
x := '1';
end if;
end if;
 Q < =x;
 QBAR <= not x;
end PROCESS;
end behavioral:
```

2. D FLIP-FLOP VHDL Code:

A D flip flop or Delay flip flop gives the same output as the input provided and thus the vhdl code is much simpler.


Given below is a behavioral approach of writing the vhdl code for a D Flipflop.



```
library ieee;
use ieee. std_logic_1164.all;
use ieee. std_logic_arith.all;
use ieee. std_logic_unsigned.all;
entity D-FF is
PORT( D,CLK,RST: in std_logic;
                    Q: out std_logic);
end D-FF;
architecture behavioral of D-FF is
begin
P1: process(RST,CLK)
begin
if(RST='1')then
Q < = '0';
 elsif(CLK='1' and CLK'EVENT) then
Q \le D;
 end if; end process;
end behavioral;
```

3. JK FLIP-FLOP VHDL Code:

Given below is a behavioral approach of writing the code for a JK Flip-flop.




```
library ieee;
use ieee. std_logic_1164.all;
use ieee. std_logic_arith.all;
use ieee. std_logic_unsigned.all;
entity JK-FF is
PORT( J,K,CLK,PRST,CLR: in std_logic;
                  Q, QB: out std_logic);
end JK-FF;
Architecture behavioral of JK-FF is
begin
P1: PROCESS(CLK,CLR,PRST)
variable x: std_logic;
begin
if(CLR='0') then
x := '0';
elsif(PRST='0')then
```

```
x := '1';
elsif(CLK='1' and CLK'EVENT) then
  if(J='0' and K='0')then
    x := x;
 elsif(J='1' and K='1')then
    x := not x;
 elsif(J='0' and K='1')then
    x := '0';
 else
    x := '1';
 end if:
end if;
  Q \le x;
 QB \le not x;
end PROCESS;
end behavioral;
```

4. T FLIP-FLOP VHDL Code:

The T in a t flip flop stands for toggle and this is exactly what this digital component does. It simply toggles the value of a particular input. A basic not gate will solve the problem in the vhdl code for this element.

Given below is a behavioral approach of writing the code for a T Flip-flop.



```
library ieee;
use ieee. std_logic_1164.all;
use ieee. std_logic_arith.all;
use ieee. std_logic_unsigned.all;
entity T-FF is
PORT( T,CLK,PRST,RST: in std_logic;
                      Q: out std_logic);
end T-FF;
architecture behavioral of T-FF is
begin
P1: process(CLK,PRST,RST)
variable x: std_logic;
begin
if(RST='0') then
x := '0';
elsif(RST='1' and PRST='0') then
x := '1';
elsif(CLK='1' and CLK'EVENT) then
if(T='1')then
x := not x;
end if;
end if;
  Q \le x;
end process;
end behavioral;
```

Regular D latch(register)

```
library ieee;
use ieee.std_logic_1164.all;
entity dlatch reset is
       data :in std logic; -- Data input
       en :in std logic; -- Enable input
       reset :in std_logic; -- Reset input
       q :out std logic -- Q output
    );
end entity;
architecture rtl of dlatch_reset is
begin
   process (en, reset, data) begin
       if (reset = '0') then
           q <= '0';
       elsif (en = '1') then
           q <= data;
     else
     null;
       end if;
    end process;
end architecture;
```

BCD to 7-Seg Decoder

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
entity DISPLAY_DECODER is
port ( VALUE : in bit_vector(3 downto 0); -- Bit 3 is MSB
ZERO_BLANK : in bit;
DISPLAY : out bit_vector(6 downto 0); -- 7 bit signal
ZERO_BLANK_OUT : out bit);
end DISPLAY_DECODER;
```

```
architecture BEHAVIOUR of DISPLAY_DECODER is
begin
process (VALUE, ZERO_BLANK) -- sensitivity list
begin
case VALUE is -- case-when statement described how decode is
-- driven based on the value of the input.
when "0000" => if ZERO_BLANK='1' then
DISPLAY <= "0000000";
ZERO_BLANK_OUT <= '1';
else
DISPLAY <= "1111110";
end if;
when "0001" => DISPLAY <= "0110000";
when "0010" => DISPLAY <= "1101101";
when "0011" => DISPLAY <= "1111001";
when "0100" => DISPLAY <= "0110011";
when "0101" => DISPLAY <= "1011011";
when "0110" => DISPLAY <= "1011111";
when "0111" => DISPLAY <= "1110000";
when "1000" => DISPLAY <= "1111111";
when OTHERS => DISPLAY <= "1001111"; -- when others, an error is specified
end case;
end process;
end BEHAVIOUR;
```

Test bench

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
entity DISPLAY_DECODER_TB is
end DISPLAY_DECODER_TB;
architecture ARC_DISPLAY_DECODER_TB of DISPLAY_DECODER_TB is
signal VALUE
                : bit_vector(3 downto 0);
signal ZERO_BLANK : bit;
signal DISPLAY
               : bit_vector(6 downto 0);
signal ZERO_BLANK_OUT : bit;
component DISPLAY_DECODER
port ( VALUE
              : in bit_vector(3 downto 0);
ZERO_BLANK : in bit;
DISPLAY
          : out bit_vector(6 downto 0);
ZERO_BLANK_OUT : out bit);
end component;
begin
INPUT_VALUES: process
begin
ZERO_BLANK <= '1';
VALUE <= "0000";
wait for 5 ns;
ZERO_BLANK <= '0';
VALUE
        <= "0000";
```

```
wait for 7 ns;
ZERO_BLANK <= '1';</pre>
VALUE <= "0010";
wait for 12 ns;
ZERO_BLANK <= '0';
VALUE <= "0100";
wait for 12 ns;
ZERO_BLANK <= '0';</pre>
VALUE <= "0110";
wait for 7 ns;
end process INPUT_VALUES;
U1: DISPLAY_DECODER
port map(VALUE, ZERO_BLANK, DISPLAY, ZERO_BLANK_OUT);
end ARC_DISPLAY_DECODER_TB;
configuration CFG_DISPLAY_DECODER of DISPLAY_DECODER_TB is
for ARC_DISPLAY_DECODER_TB
for U1:DISPLAY_DECODER use entity
work.DISPLAY_DECODER(BEHAVIOUR);
end for;
end for;
end CFG_DISPLAY_DECODER;
```

A comparator circuit

```
library ieee;
use ieee.std logic 1164.all;
______
entity Comparator is
port( A:
              in std logic vector(2 downto 0);
             in std_logic_vector(2 downto 0);
                     out std logic;
       less:
                     out std logic;
       equal:
       greater:
                    out std logic
);
end Comparator;
architecture behv of Comparator is
begin
   process (A, B)
   begin
       if (A<B) then
           less <= '1';
           equal <= '0';
           greater <= '0';</pre>
       elsif (A=B) then
           less <= '0';
           equal <= '1';
           greater <= '0';</pre>
       else
           less <= '0';
           equal <= '0';
           greater <= '1';</pre>
       end if;
   end process;
end behv;
```

Registers

```
library ieee ;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity reg is

port( I:     in std_logic_vector(1 downto 0);
        clock: in std_logic;
        load: in std_logic;
```

```
clear: in std_logic;
            out std logic vector(1 downto 0)
);
end reg;
architecture behv of reg is
    signal Q tmp: std_logic_vector(1 downto 0);
begin
    process(I, clock, load, clear)
    begin
       if clear = '0' then
            -- use 'range in signal assigment
            Q tmp <= "00";
       elsif (clock='1' and clock'event) then
            if load = '1' then
              Q tmp <= I;
            end if;
       end if;
    end process;
    -- concurrent statement
    Q <= Q_tmp;
end behv;
```

Shift registers

```
-- 3-bit Shift-Register/Shifter
-- reset is ignored in this code
library ieee ;
use ieee.std_logic_1164.all;
entity shift reg is
port( I:
                     in std logic;
       clock:
                     in std logic;
       shift:
                     in std logic;
                     out std_logic
);
end shift reg;
architecture behv of shift reg is
    -- initialize the declared signal
    signal S: std_logic_vector(2 downto 0):="111";
begin
```

```
process(I, clock, shift, S)
begin

-- everything happens upon the clock changing
if clock'event and clock='1' then
        if shift = '1' then
        S <= I & S(2 downto 1);
        end if;
end if;
end process;

-- concurrent assignment
Q <= S(0);
end behv;</pre>
```

Clock Generator

End behave;

4-bit unsigned up counter with asynchronous clear

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std_logic_unsigned.all;
entity counter is
 port(Clk, CLR : in std_logic;
        Q : out std logic vector(3 downto 0));
end counter;
architecture archi of counter is
  signal tmp: std logic vector(3 downto 0);
 begin
      process (Clk, CLR)
        begin
          if (CLR='1') then
            tmp <= "0000";
          elsif (Clk'event and Clk='1') then
            tmp \le tmp + 1;
          end if;
      end process;
      Q \ll tmp;
end archi;
```

4-bit unsigned down counter with synchronous set

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std_logic_unsigned.all;
entity counter is
 port(Clk, S : in std logic;
        Q : out std logic vector(3 downto 0));
end counter;
architecture archi of counter is
  signal tmp: std logic vector(3 downto 0);
 begin
   process (Clk)
      begin
        if (Clk'event and Clk='1') then
          if (S='1') then
            tmp <= "1111";
          else
            tmp \le tmp - 1;
          end if;
        end if;
    end process;
    Q \le tmp;
end archi;
```

4-bit unsigned Up Counter with Asynchronous Clear and Clock Enable

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity counter is
  port(Clk, CLR, CE : in std_logic;
        Q : out std_logic_vector(3 downto 0));
end counter;
architecture archi of counter is
  signal tmp: std_logic_vector(3 downto 0);
 begin
    process (Clk, CLR)
     begin
        if (CLR='1') then
          tmp <= "0000";
        elsif (Clk'event and Clk='1') then
          if (CE='1') then
            tmp \le tmp + 1;
          end if;
        end if;
    end process;
    Q \le tmp;
end archi;
```

8-bit unsigned Up-down counter with asynchronous reset

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity up down counter is
 port (
    cout
           :out std_logic_vector (7 downto 0);
    up down :in std logic;
                                               -- up down control for counter
    clk :in std logic;
                                               -- Input clock
                                              -- Input reset
    reset :in std logic
  );
end entity;
architecture rtl of up_down_counter is
    signal count :std_logic_vector (7 downto 0);
begin
    process (clk, reset) begin
        if (reset = '1') then
            count <= (others=>'0');
        elsif (rising edge(clk)) then
            if (up down = '1') then
                count <= count + 1;</pre>
            else
                count <= count - 1;</pre>
            end if;
        end if;
```

```
end process;
cout <= count;
end architecture;</pre>
```

8-Bit Up Counter With Load

```
library ieee;
 use ieee.std logic 1164.all;
 use ieee.std logic unsigned.all;
 entity up_counter_load is
 port (
        :out std logic vector (7 downto 0); -- Output of the counter
   cout
    data :in std logic vector (7 downto 0); -- Parallel load for the
counter
        :in std logic;
   load
                                               -- Parallel load enable
    enable :in std logic;
                                                -- Enable counting
    clk :in std logic;
                                                -- Input clock
   reset :in std_logic
                                               -- Input reset
 end entity;
 architecture rtl of up counter load is
     signal count :std logic vector (7 downto 0);
begin
     process (clk, reset) begin
         if (reset = '1') then
             count <= (others=>'0');
        elsif (rising edge(clk)) then
            if (load = '1') then
                 count <= data;</pre>
             elsif (enable = '1') then
                 count <= count + 1;</pre>
             end if;
         end if;
     end process;
     cout <= count;</pre>
 end architecture;
```

4-Bit BCD up synchronous Counter with clock enable

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity CountBCD is
    port( Clock_enable: in std_logic;
        Clock: in std_logic;
        Reset: in std_logic;
        Output: out std logic vector(0 to 3));
```

```
end CountBCD;
architecture Behavioral of CountBCD is
   signal temp: std logic vector(0 to 3);
begin
       process (Clock, Reset)
  begin
      if Reset='1' then
        temp <= "0000";
      elsif(Clock'event and Clock='1') then
        if Clock enable='0' then
            if temp="1111" then
               temp<="0000";
               temp <= temp + 1;
            end if;
         end if;
      end if;
   end process;
   Output <= temp;
end Behavioral;
```

BCD Counter counts from 00 to 99

```
: Clock signal
-- Clk
-- Clear : Asynchronous active low clear signal
-- Load : Synchronous active high load signal
-- Enable : Synchronous active high count enable signal
-- DataIn : 8 bit input port for preset of counter
       7 downto 4 for most significant digit
       3 downto 0 for least significant digit
-- DataOut: 8 bit output port for BCD counter
       7 downto 4 for most significant digit
       3 downto 0 for least significant digit
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity bcd is
port(
       : in std logic;
  Clear : in std_logic;
  Load : in std_logic;
   Enable : in std_logic;
   DataIn : in std_logic_vector(7 downto 0);
   DataOut: out std_logic_vector(7 downto 0)
 );
end bcd;
```

```
architecture RTL of bcd is
-- signal declaration
signal CountL
               : std_logic_vector(3 downto 0);
signal CountH : std_logic_vector(3 downto 0);
signal CountL_TC : std_logic;
begin
procCountL: process(Clk,Clear)
begin
 if (Clear = '0')then
   CountL <= (others => '0');
 elsif(Clk'event and Clk = '1')then
   if (Load = '1')then
     if (DataIn(3 downto 0) > "1001")then
      CountL <= "1001";
    else
      CountL <= DataIn(3 downto 0);
    end if:
   elsif(Enable = '1')then
     if (CountL = "1001")then
      CountL <= (others => '0');
     else
      CountL <= CountL + 1;
    end if;
   end if;
 end if;
end process procCountL;
CountL_TC <= '1' when CountL = "1001" else '0';
procCountH: process(Clk,Clear)
begin
 if (Clear = '0')then
   CountH <= (others => '0');
 elsif(Clk'event and Clk = '1')then
   if (Load = '1')then
    if (DataIn(7 downto 4) > "1001")then
      CountH <= "1001";
    else
      CountH <= DataIn(7 downto 4);
    end if;
   elsif(Enable = '1' and CountL_TC = '1')then
     if (CountH = "1001")then
      CountH <= (others => '0');
     else
      CountH <= CountH + 1;
     end if;
```

end if; end if; end process procCountH;	
DataOut <= CountH & CountL;	
end RTL;	